## (19) World Intellectual Property Organization International Bureau



## 

#### (43) International Publication Date 19 June 2003 (19.06.2003)

#### PCT

## (10) International Publication Number WO 03/050892 A1

(51) International Patent Classification<sup>7</sup>: G09G 3/32

H01L 51/00,

(21) International Application Number: PCT/US02/37296

(22) International Filing Date:

20 November 2002 (20.11.2002)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

60/331,918 20 November 2001 (20.11.2001)


(71) Applicant: INTERNATIONAL BUSINESS MA-CHINES CORPORATION [US/US]; T.J. Watson Research Center, P.O. Box 128, Route 134, Yorktown Heights, NY 10598 (US).

(72) Inventors: ANDRY, Paul, S.; 184 New Chalet Drive, Mohegan Lake, NY 10547 (US). LIBSCH, Frank, R.; 100 Davie Avenue, White Plains, NY 10605 (US). TAKATOSHI, Tsujimura; 2-15-26, Kugenuma-Matsugaoka, Fujisawa-shi, Kanagawa-ken (JP).

- (74) Agent: GREELEY, Paul, D.; Ohlandt, Greeley, Ruggiero & Perle, L.L.P., 10th Floor, 1 Landmark Square, Stamford, CT 06901-2682 (US).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SB, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: ACTIVE MATRIX ORGANIC LIGHT-EMITTING-DIODES WITH AMORPHOUS SILICON TRANSISTORS



(57) Abstract: A circuit for providing a current to an organic light emitting diode comprising: (a) an amorphous silicon field effect transistor (1000) (1050) (1200) (1250) having a gate electrode and drain electrode through which the current is provided to the organic light emitting diode; and (b) a controller for controlling a bias between the gate electrode and the drain electrode to maintain a threshold voltage shift of less than about IV. The organic light emitting diode is preferably a component in an active matrix.

WO 03/050892 A1

### WO 03/050892 A1



Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

## ACTIVE MATRIX ORGANIC LIGHT-EMITTING-DIODES WITH AMORPHOUS SILICON TRANSISTORS

5

10

15

20

25

30

The present invention claims priority to U.S. Provisional Patent Application No. 60/331,918, filed on November 20, 2001.

The present invention is generally related to bias conditions and geometrical structures for amorphous silicon field effect transistors (FETs). More particularly, the present invention is directed to an amorphous silicon FET structure within a pixel that is directly supplying the current to the organic light emitting diode (OLED) and bias condition of that FET which reduces the threshold voltage instability with time and which does not degrade the performance of the device to deliver the needed current and gray scale. The resulting FET device and bias conditions are particularly useful in matrix addressed organic light emitting diodes (OLEDs).

#### **BACKGROUND OF THE INVENTION**

Despite abundant conjecture to the contrary, it has been established for the first time that amorphous silicon (a-Si) technology is more than adequate to meet the pixel current drive requirements of an active matrix organic light-emitting diode (AMOLED) display. Prevailing wisdom, based almost exclusively on the industry's familiarity with AMLCD a-Si backplanes, suggests that even if current drive requirements can be met using a-Si thin film transistor (TFT), the well-known threshold instability of such devices precludes their use in a voltage-programmed active matrix design, since any loss of current drive in the OLED element results directly in a loss of luminance, whereas in an AMLCD, loss of TFT current results only in an increase in the pixel capacitance charging time (on the order of µs) rather than in a change in the final voltage, hence luminance levels may remain unchanged for voltage shifts as large as 10V for AMLCDs. It

10

15

20

25

30

WO 03/050892 PCT/US02/37296 2

should be pointed out, however, that the range of voltages and the drive regime of the current drive TFT in an AMOLED display are, and in fact must be, dramatically different. Refer to a Fig. 1A showing typical one TFT AMLCD pixel circuit schematic, and an illustrative Fig. 1B showing a two TFT AMOLED pixel. Consider the TFT in Fig. 1A which serves only as a switch in charging the parallel combination of pixel LC capacitance (CLC) plus the storage capacitance (Cs). This switch has a duty cycle of 100 / #R where #R is the total number of rows in the display, which typically ranges from 640 to 1200 for the most common designs available today with pixel content of VGA to SXGA. At a 60 Hz refresh rate, this corresponds to switching times ranging from 26 to 14 µs. In order to write the proper data voltage, Vd, which ranges typically from 2V to 12V (a +5 to -5 V range about the common voltage of approximately 7V, on alternating frames). The gate voltage, Vg, of the switching TFT is typically taken from an OFF level of about -5 V to an ON level on the order of +25 V. In this scenario, the switching TFT is always operating in the linear regime with Vg - Vth > Vd when the pixel is charging, going through saturation only briefly when the switching gate pulse is turned on or off while Vd is constant, where Vth is the TFT threshold voltage

In an AMOLED display, the luminance level is not a function of the final voltage applied to the LC cell, but rather is a function of the current level supplied by a drive TFT (see Fig. 1B). The switch TFT operates in the same fashion as the single TFT in the AMLCD unit cell. However, the data voltage is written onto a storage capacitor attached to the gate of the current drive transistor, and it is the threshold stability of this current drive TFT which must remain stable over a long period of operation (i.e., a good fraction of the frame time) for the AMOLED display to be commercially useful.

The belief in this technology area has always been that amorphous silicon TFTs do not have the performance needed for integration into the matrix addressed pixel to drive OLEDs (J. Kanicki et al, SID 20th IDRC Proceedings,

Sept. 25-28, Palm Beach, FL, pp 354-358) and that all prototypes and products to date reflect this belief by using poly-silicon TFT technology.

The present inventors have developed the following unique drive schemes tailored explicitly to combat threshold shift, thus making the use of a-Si technology practical for AMOLED. Providing for amorphous silicon TFTs to meet the AMOLED requirements, such as that provided by the present invention, the less expensive amorphous silicon (a-Si) TFT technology compared to the more costly poly-SI TFT technology would provide substantially lower manufacturing cost.

The present invention also provides many additional advantages which shall become apparent as described below.

#### 15 **SUMMARY OF THE INVENTION**

10

20

The present invention is directed to an amorphous silicon FET structure within a pixel that is directly supplying the current to the organic light emitting diode (OLED) and bias condition of that FET which reduces the threshold voltage instability with time and which does not degrade the performance of the device to deliver the needed current and gray scale. The resulting FET device and bias conditions are particularly useful in matrix addressed organic light emitting diodes (OLEDs).

The present invention is a circuit for providing a current to an organic light
emitting diode comprising: (a) an amorphous silicon field effect transistor having
a gate electrode and a drain electrode through which the current is provided to the
organic light emitting diode; and (b) a controller for controlling a bias between the
gate electrode and the drain electrode to maintain a threshold voltage shift over
time of less than about 1V. The organic light emitting diode is preferably a
component in an active matrix.

WO 03/050892 PCT/US02/37296

The bias is a condition selected from the group consisting of: range of voltage applied between the gate electrode and the drain electrode, and duration of voltage applied between the gate electrode and the drain electrode. The range of voltage difference applied between the drain electrode and the gate electrode is in the range between about -Vth to20V. The range of duration for applying voltage between the gate electrode and the drain electrode is between about 1% to 99.9% of the frame time.

For the case of average resolution AMOLED display (i.e., about 75 pixels-per-inch to 150 ppi) of average brightness (in the range of about 50 to 500  $\rm Cd/m^2$ ), the current is preferably in the range from about 10 nA to 10  $\mu$ A. The current is inversely proportional to the pixel fill factor of the OLED, inversely proportional to the illumination duty cycle (i.e., ratio of OLED illumination on-time-to-frame-time, multiplied by 100 percent), proportional to the pixel area, inversely proportional to the organic film efficiency, and proportional to the pixel brightness.

10

15

20

25

30

The field effect transistor is typically a thin film transistor. The field effect transistor comprises: a substrate; the gate electrode deposited upon a surface of the substrate; a first amorphous SiO<sub>x</sub> layer disposed on the gate electrode; a second amorphous SiO<sub>x</sub> or SiN<sub>x</sub> layer deposited on at least a portion of the first amorphous SiO<sub>x</sub> layer; a first amorphous silicon layer deposited on the second amorphous SiO<sub>x</sub> or SiN<sub>x</sub> layer; a third amorphous SiN<sub>x</sub> layer deposited on at least a portion of the first amorphous silicon layer; a second amorphous silicon layer deposited on a first and second side portions of the third amorphous SiN<sub>x</sub> layer; the drain electrode deposited on either the first or second side portions of the second amorphous silicon layer; and the source electrode deposited on the side portion of the second amorphous silicon layer other than the side portion upon which the drain electrode is deposited, where the drain electrode and source electrode may be deposited at the same time and defined by the same photolithography step

Other and further objects, advantages and features of the present invention will be understood by reference to the following specification in conjunction with the annexed drawings, wherein like parts have been given like numbers.

#### 5 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1a illustrates a conventional one thin film transistor (TFT) active matrix liquid crystal (AMLCD) pixel;

Fig. 1b illustrates a conventional two thin film transistor (TFT) active matrix organic light-emitting diode (AMOLED) pixel;

Fig. 2a are graphs plotting drain current versus gate bias as a function of stress times from 0 to 40,000 seconds, and stress current versus time for TFT with W/L equal to 50/7 driven in linear regime (Vg = 25 V, Vd = 1 V, Vs = 0V);

15

Fig. 2b are graphs plotting drain current versus bias and stress current versus time for TFT with W/L equal to 50/7 driven in saturation regime (Vg = Vd = 10 V);

20

Figs. 3a and b are graphs plotting threshold shift versus stress time as a function of Vd showing TFT stability for Vg = 15 V and Vs = 0V fixed for both a semilog plot and log-log plot, respectively;

25

30

Fig. 4 is a graph plotting threshold shift versus gate bias for TFT drain current and corresponding threshold shift for fixed Vd = 10 V (100% duty);

Fig. 5 is a graph plotting the gate driving prefactor versus the TFT channel position for various Vd biases; where channel position 0% and 100% correspond to the source-to-channel contact and the drain-to-channel contact, respectively;

10

15

20

25

30

containing a gate insulator interface adjacent to the a-Si TFT channel of either CVD SiOx (Figs. 11a-b), or CVD SiNy (Figs. 11c-d), corresponding to the TFT cross-sections of Figs. 10a-b, respectively;

PCT/US02/37296

Fig. 12a is a cross-sectional view of a TFT with identical processed films, except that the gate interface film adjacent to the Mo gate electrode is a high temperature, high pressure CVD SiOx;

Fig. 12b is a cross-sectional view of a TFT with identical processed films, except that the gate interface film adjacent to the Mo gate electrode is a low temperature, low pressure CVD SiOx;

Fig. 13 is a graph depicting the normalized time dependence of the source to drain on current as a function of stress time, corresponding to the TFT cross-sections of Fig. 12b (i.e., the low temperature, low pressure SiOx layer near the Mo gate electrode);

Fig. 14 is a graph depicting the normalized time dependence of the source to drain on current as a function of stress time, corresponding to the TFT cross-sections of Fig. 12a (i.e., high temperature, high pressure SiOx layer near the Mo gate electrode);

Fig. 15a is a graph plotting total threshold voltage shift (diamonds), which is composed of charge trapping at the interface (squares) and bulk insulator charge trapping (circles), versus stress time for the TFT cross-section of Fig. 12b (i.e., low temperature, low pressure) near the Mo gate electrode; and

Fig. 15b is a graph plotting total threshold voltage shift (diamonds), which is composed of charge trapping at the interface (squares) and bulk insulator charge trapping (circles), versus stress time for the TFT cross-section of Fig. 12a (i.e., high temperature, high pressure SiOx layer) near the Mo gate electrode.

15

20

25

30

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

As a point of introduction, consider Figs. 2A and 2B below. Both show threshold shift and drive current results for geometrically identical, neighboring TFTs from the same substrate, but in two quite different modes of operation. Fig. 2A shows the first TFT in the linear regime of operation with Vg = +25 V, and Vd = +1V (the source is grounded). Fig. 2B shows the neighboring TFT in the saturation regime with Vg = Vd = +10 V. Note that these voltages yield fairly similar drive currents, starting at approximately 1.40  $\mu$ A for the TFT of Fig. 2a, and approximately 1.55  $\mu$ A for the TFT in Fig. 2b. It is readily apparent that these conditions lead to dramatically different threshold stability in the nominally identical devices, namely, after 40,000 seconds of continuous (DC) stress at room temperature, the threshold shift ( $\Delta$ VT) of the first TFT is approximately 4.0 V, while that of the second TFT is only approximately 0.25 V. It is clear that there are ranges of voltage which are clearly more suitable for driving a given current where stability is of primary concern.

Since it has been established that threshold instability may result from both injection of carriers into the SiNx gate insulator as well as breaking of weak bonds at the a-Si/SiNx interface (F.R. Libsch and J. Kanicki, Applied Physics Letters, Vol. 62, No. 11, pp1286-1288), there exists a notion that a-Si is unsuitable for current driving since neither mechanism can be fully mitigated. Because sustained TFT current densities are needed for good OLED brightness, it is assumed that degradation of the near-interface region of the a-Si channel will only worsen the threshold shift problem. As will be shown below, by correct sizing of the unit cell TFTs and storage capacitor, the current density requirements for OLED can easily be met. Moreover, we show clearly in Fig. 3, that contrary to what some might expect, for PECVD materials of sufficiently high quality, a TFT driven in saturation is actually much more stable against threshold shift than the same TFT driven in the linear regime for any practical value of Vg. In Fig. 3, Vg is fixed at 15 V, and there is a clear trend of improved stability as the drain voltage is increased from 1 V to 15 V. It should be noted that for Vd = 1, the

current was  $0.8~\mu A$  while at Vd = 15 the current was  $8.0~\mu A$ . Despite a 10X increase in current density, we see a decrease of more than 2X in  $\Delta VT$  at any given time. A further 2X improvement in stability results from reducing duty cycle from 100% to 50% as shown. Thus, TFT saturation regime biasing and duty cycle are important considerations in the a-Si AMOLED design.

The results above lead us to conclude that a practical driving scheme for AMOLED must ensure that little or no shift of the current drive TFT takes place by simultaneously controlling the range and duration of voltage applied to both the gate electrode and the drain electrode. Effectively, this requires defining a set range of gate bias, a corresponding drain bias range and an appropriate set of waveforms (i.e., duty cycles for each) such that the net result leads to net compensation of the shift instability. The exact set of bias ranges and waveforms will depend on the a-Si and SiNx materials properties, and accordingly these must be optimized and the film deposition conditions known. That such a scheme is workable can be understood from Fig. 4. Here a simple experiment with a fixed drain bias of 10V and a variable gate bias from 0 to 10 V (both DC in this case) demonstrates how partial compensation can be achieved simply by driving the TFT deeper in saturation. A useful set of drive currents from about 50 nA up to more than 1.5 µA (grayscale) exist for gate bias from 3 to 10 V, and we note that for Vg less than about 4 V, the threshold shift is negative. In general, to account for various pixel size designs, a pixel current normalized by area may be more useful. In general, useful pixel current densities are less than 20mA/cm<sup>2</sup>. For NTSC type application we expect the panel bias conditions to average to mid-gray over the panel lifetime, hence we may choose the appropriate set of signals to give us zero shift at a target current level.

#### **EXPERIMENTAL RESULTS**

5

10

15

20

25

30

It was experimentally determined by the inventors that a-Si TFTs driven in saturation always exhibit less threshold shift for a given Vg than when driven in the linear regime (small Vd typically 0.1 to 1.0 V). This was found to be

10

15

20

25

universally true and has been verified in many single PECVD gate insulator material combination as we as devices which employ a composite SiOx/SiNx gate insulator (GI). All SiNx gate insulators, typically exhibit half the shift in saturation that occurs in the linear regime, despite the fact that the current in the channel is usually an order of magnitude greater with Vd=Vg. In fact, it was quickly determined that there is continuous improvement in threshold stability for a given device as Vd is increased from 0 to Vg, and even beyond. This trend is shown in Fig. 3 for a serpentine driver TFT from AMOLED. The log-log plot shows that there is no dramatic change in the slope for increasing Vd, but rather an apparent decrease in the constant prefactor - the net result of which is up to an order of magnitude difference in the stress time required to give a particular ΔV<sub>T</sub>.

It does not take long to realize that the experimental behavior is entirely to be expected, although the magnitude of the benefit requires some calculation. The threshold shift model takes the form shown in Eq. 1, where the prefactor  $V_0$  is assumed to be the gate drive, or  $V_0 \sim (Vg - V_{T0})$ , with  $V_{T0}$  equal to the initial threshold of the device before stress. As long as

$$\Delta V_T = |V_0| \{1 - \exp(-t/\tau)^{\beta}\}$$
 (1)

the condition Vd << Vg (e.g. Vs = 0, Vd = 0.1 V, Vg > 5) is satisfied during the stress experiment, then the field across the gate insulator is essentially uniform from the source to the drain, and Eq. 1 is directly applicable. As Vd is increased however, one must take into account the voltage drop along the channel, V(y), from drain, V(y) = Vd, to source, V(y) = Vs, and incorporate this into the model by replacing the constant prefactor in Eq. 1 with the function  $[Vg - V_{TD} - V(y)]$ , 0. Calculation takes place in three parts. First the initial potential distribution from source to drain is calculated using initial conditions including Id @ t = 0 by means of the standard long channel approximation given in Eq. 2. It is helpful to assume a polynomial form for V(y) and proceed by self-consistent iteration until the desired

$$dV(y)/dy = Id / [W\mu Ci (Vg - V_T - V(y))]$$
 (2)

10

15

20

25

30

accuracy is achieved. A family of position-dependent "driving force" potentials calculated using the starting D/S channel potentials is given in Fig. 5. In the second part of the simulation, the starting prefactor profile is then fed into Eq. (1) and the numerical calculation of Id is initiated using logarithmic timestep intervals. After each shift recalculation, the prefactor at any point along the channel changes, and numerical integration of Eq. 2 yields a value for Vd which must be scaled down to its constant value by decreasing Id proportionally. What results from this simulation is an Id decay curve. Examples of these are shown in Fig. 6a. In the last part of the simulation, the effective threshold shift  $\Delta V_T$  is calculated by comparing the Id decay curve at constant gate field (i.e. the original model for Vd<<Vg) with the simulated curve. This is necessary because each element of the channel length from source to drain will have shifted by lessening amounts, leaving a threshold shift profile across the device which resembles the original potential drop. Thus, we have to calculate an "integrated" shift based on the current. Examples of the effective threshold shifts as a function of Vd are shown in Fig. 6b.

Simulated (lines) and data (points) current decay curves using the modified theory which takes the D/S potential into account are shown in Fig. 6a and Fig. 6b. Fig. 6a and Fig. 6b each show two different bias conditions, corresponding to the effective TFT threshold voltage shift that would result if the TFT is biased in (1) the linear region (for example, for Vd = 1, Vg = 10V), where the stress is a uniform driving field across the GI everywhere along the channel, and (2) the saturation region (for example, Vd = Vg = 10V). The difference between the two sets of curves shows the relative improvement in stability that is achieved as Vd approaches Vg.

Simulated effective threshold shifts for Vd approaching saturation are shown in Fig. 6b. The decay parameters  $\beta$  and  $\tau$  were extracted from the Vd=1 data curve shown in Fig.3. A comparison of the figures shows the additional influence of the gate insulator film. Fig. 6a shows threshold voltage versus time

WO 03/050892 PCT/US02/37296 12

results for a TFT with GI film composed of one amorphous SiNx layer before the deposition of the first amorphous silicon layer. Fig. 6b shows threshold voltage versus time results for a TFT with GI film composed of a first amorphous SiOx layer disposed on the gate electrode followed by a second amorphous SiNx layer before the deposition of the first amorphous silicon layer.

For the moment we cannot precisely calculate the shift once saturation has been reached, since the channel field completely collapses near the drain, and this requires another modification to calculate how fast the pinch-off point moves away from the drain as Vd is further increased. Regardless, the boundary conditions indicate that the field across the gate insulator near the drain must actually reverse up to the classical pinch-off point, which assures us that there is only benefit in driving the TFT deeper into saturation as long as no degradation of the a-Si near the drain takes place. This appears to be an area where a-Si probably has an advantage over poly-Si since large fields near the drain of poly-Si TFTs are known to cause instability problems. One final observation which was first seen in the data of Fig. 3, and verified above in Fig. 6a and Fig. 6b, is that the slope of the effective threshold shift vs. time on a log-log plot does not change appreciably as Vd is increased, but the entire curve is depressed i.e. the "effective" prefactor is lowered. For the conditions simulated above (Vg = 15,  $V_{T0} = 2$ ) we find the prefactor is reduced to 80%, 68% and 54% of its original value as Vd is increased from a small value to 5, 8 and 11.5 V, respectively. The trend verifies the experimental observation that (for Vg = 15 data) the shift at any time for Vd=Vg is slightly less than half of its value when Vd<<Vg.

25

30

10

15

20

We may confirm that the reduction of the effective  $\Delta V_T$  prefactor truly persists throughout the lifetime of the TFT by accelerating the shift using high temperature BTS. Fig. 7 shows the stabilizing effect of driving the TFT in saturation at 75°C. Note how the effective prefactor decreases as Vd is increased from 1, to 10 and 15 V respectively for a fixed gate bias of Vg = 10 V. All other shift model parameters were held constant. Accelerated shift results at 75°C show

the benefit of saturation drive persists throughout the lifetime of the TFT as depicted in Fig. 7.

## Projected a-Si TFT lifetimes based on DC and AC stress: finding an operational window

At the heart of the question of a-Si feasibility lies a fundamental challenge, i.e., to establish a window of acceptable stability using all of the parameters under our control, namely PECVD materials properties, maximum bias values, duty cycle and driving schemes which may include compensation. It was quickly determined that for "standard" TFT SiNx gate insulator properties, gate voltages beyond about 10 V lead to unacceptably large shifts. For example, the Vg = 15 V, Vd = 11.5 V simulations of TFTs in Figs. 6a and 6b show that the ON current decays to 80% of its starting value after only 27 hours, and to 50% at a projected time of 440 hours. For this reason, we began concentrating our efforts on a lower gate bias regime where ON currents were still more than adequate to drive OLEDs brightly. Table I shows the extrapolated room temperature lifetimes (defined for the moment as the time in hours for the saturation drive current to reach half of its initial value) based on power law fits to TFT data for a variety of different GI recipes, GI thicknesses, bias voltages and duty cycles. Note that projected lifetimes are conservative in the sense that they are simple power law fits, i.e., they are linear on a log-log plot. We know from theory (and have verified by high temperature experiments) that the boundary conditions require that the log-log curves begin to bend downwards noticeably when  $\Delta V_T$  grows beyond approximately 10% of Vg. In other words, we extrapolate the half-life based on an early shift rate which is known to decrease with time. In this way, we may consider the projected times as upper limits for their particular conditions.

25

5

10

15

20

<u>Table I</u>
(Projected current half-lives for a variety of TFTs and bias conditions)

plate	GI SiNx	Vg/Vd	duty	Id <sub>0</sub>	GI E <sub>max</sub>	Vto	$\Delta V_T$	t (½)
	thickness	(V)	(%)	(uA)	(kV/cm	(V)	(½)	(hours
	(Å)				)		(V)	)
4306	3900	10/10	100	4.3	256	1.3	2.5	730
4306	3900	10 / 15	100	4.7	256	1.5	2.5	900
4306	3900	10/10	50	4.3	256	1.4	2.5	2500
4492	3300	12 / 10	100	6.3	364	1.6	3.0	180
4492	3300	10/10	100	3.6	303	1.8	2.4	400
4492	3300	8/10	100	2.4	242	1.9	1.8	4200
4492	3300	10 / 10	50	3.6	303	1.8	2.4	1800
4492	3300	8/8	50	2.1	242	1.8	1.8	1900
4668	2550	10/10	100	6.5	392	1.1	2.6	200
4668	2550	8/10	100	3.6	314	1.1	2.0	420
4668	2550	6/10	100	1.5	235	1.1	1.4	450
4668	2550	10/10	50	6.5	392	1.1	2.6	1620
4668	2550	10/10*	50	6.5	392	1.2	2.6	3200 *
4668	2550	8/10	50	3.6	314	1.1	2.0	3300
4668	2550	5/10	50	1.0	196	1.1	1.1	3900

<sup>\*</sup> denotes that the AC low level was set at -2 Vinstead of zero to investigate compensation

10

While data were collected on many plates, Table I shows a collection for three in particular. Plate 4306 had a thick gate insulator deposited using our "standard" TEL PECVD SiNx, plate 4492 had a thinner TEL SiNx GI which employed  $H_2$  dilution, and plate 4668 had all Balzers Kai PECVD materials and the thinnest GI SiNx of them all. The starting ON currents,  $Id_0$ , are specified for driver TFTs which have W/L = 100/7, the same driver TFTs used in the 40 mm AMOLED display. Note that each 1.0 uA of drive current corresponds to a pixel

current density of approximately 9 mA/cm<sup>2</sup> in the actual display, so that the test conditions which is more than sufficient to achieve good AMOLED brightness according to ZRL data. Some entries correspond to 60 Hz / 50% duty data rather than DC data. Unless otherwise noted, the AC low level is zero volts. There are a couple of fairly clear trends: 1) AC operation results in much greater stability than DC operation for the same bias conditions, 2) a thicker GI (i.e. lower maximum electric field across the GI) generally results in greater stability for the same bias conditions, 3) lower gate bias (i.e. lower maximum electric field across the GI) results in greater stability for a given gate insulator thickness, and 4) a low negative gate bias replacing the zero volt bias during a portion of the AC operation can result in a lower TFT threshold voltage shift. All of these results agree with the fundamental assumptions contained within the threshold shift model. Moreover, the trend of the data suggests that we may indeed define an operational window wherein a-Si TFTs will be sufficient to supply the required AMOLED drive current, and at the same time sufficiently stable for TV application. There are a number of reasons for making this optimistic claim. First, the data from Table I show that the half-life improvement seen by decreasing the duty cycle from 100% to 50% is not simply linear; the data show an increase in lifetime ranging from a factor approximately 3 to 8 for the same bias conditions. Since we expect perceived brightness to decrease by only 50%, then by proper design of the driver TFT we take advantage of improvement in lifetime. One may also note that as OLED material efficiency improves with time, further reduction in duty cycle should lead to further superlinear improvement in lifetime. Another reason to be optimistic is that for television (TV) applications, the entire display should average to some midgray level rather than to the "full ON" state given by data (Vg of driver TFT) of 10 V, so the 50% duty cycle lifetimes ranging from about 1600 to 2500 hours are worst case (every pixel full on), not the typical scenario. Some of the longer times of closer to 4000 hours are more reasonable in this respect. There is however an even more compelling reason to expect that a-Si technology is feasible, and this hinges on the

fact that not all gate insulators behave the same way under stress - as it turns out,

10

15

20

25

30

the composite GI stack of SiOx/SiNx exhibits some striking differences from the pure SiNx deposited GI stack. Figures 6a and 6b, show all-SiNx GI TFT and a SiOx/SiNx GI TFT, respectively, under identical linear and saturation bias conditions. In the linear regime (for example, Vd = 1V, Vg = 10V curves) both devices exhibit nearly identical shifts with time, suggesting not only a common controlling mechanism, but similar parameter values. In saturation (for example, Vg = Vd = 10V curves), however, only the pure SiNx deposited GI stack device follows the modified model; the SiOx/SiNx GI device shows a completely different behavior which suggests some strong compensating mechanisms are at work.

10

15

20

25

30

The AC/DC results on SiOx/SiNx GI TFTs at 35°C under a variety of bias conditions are shown in Fig. 8. A constant 10°C rise in temperature during actual panel operation (average at midgray) should probably be considered an upper limit. Historical data on SiOx/SiNx GI TFTs indicate that negative gate bias compensation is likely to further enhance stability in these devices. These data, taken up to about 600 hours, are very encouraging for some of the reasons outlined earlier. First, they agree with the trend seen for the single layer SiNx deposited GI TFTs where cutting the duty cycle in half decreases the threshold shift by much more than a factor of 2 (3 to 4 in this case). Second, they are taken at about 10°C above room temperature, which we believe is an upper limit since we have seen noticeable heating effects in the AMOLED display only at the absolute highest bias values corresponding to "full ON" operation - we do not expect this magnitude of heating for full video, midgray averaged driving. Third, both the OLED material and the a-Si TFT have positive temperature coefficients there would be a truly noticeable increase in brightness in an actual display should the temperature begin to increase by this amount without some automatic brightness feedback control to limit the data voltage. This is an important consideration which will have to be accounted for when testing and specifying the maximum brightness and lifetime of AMOLED displays in general. Finally, a wealth of data on charge compensation behavior in the SiOx/SiNx gate insulator

exists suggesting that backplane beyond the data or projections seen thus far. Such compensation might best be understood with the aid of the band diagram shown in Fig. 9.

5

10

15

20

25

30

Band diagram of composite SiOx/SiNx gate insulator showing reduction of SiNx electric field relative to SiOx, electron injection into SiNx from a-Si, and positive charge moving across SiOx, as shown in Fig. 9. The compensation flow is merely illustrative. Because of the higher dielectric constant of PECVD SiNx relative to SiOx (approximately 7 vs. approximately 4.5), more gate voltage is dropped across the SiOx than the SiNx, hence the electric field (which we know drives injection and trapping of electrons in the SiNx) across the SiNx portion of the GI is reduced proportionally. This in itself is obviously beneficial, but the fact that the data show strong composition behavior (sometimes resulting in a negative threshold shift over some initial period of time) indicates that a competing mechanism of opposite sign charge carrier must be at work on the SiOx side of the GI. The figure is meant to show that compensation can take place, although we do not explicitly suggest that holes hop via trap sites in SiOx the same way electrons hop through SiNx via the Poole-Frenkel mechanism. It behooves us to understand and exploit this behavior as much as we can, since it bodes particularly well for proposed AMOLED negative gate pulse compensation drive schemes.

A further improvement in reducing the TFT threshold voltage shift can be understood from Fig. 9, by limiting the electron injection into the SiNx layer, is by providing a good quality SiNx film that exhibits low interface and bulk states in the region of the SiNx layer adjacent to the amorphous silicon layer. As an illustration, cross-sections of TFT with identical processed films except the gate interface film adjacent to the amorphous silicon TFT channel are shown with a poor quality gate layer interface film, for example, CVD SiOx, and with a good quality gate layer interface film, for example, CVD SiOx, in Fig. 10a and Fig. 10b, respectively.

In comparing the TFT source current versus gate voltage characteristics as a function of constant gate bias stress time of Fig. 11b and Fig. 11d, which corresponds to 1000 and 1050, respectively, it is apparent that the threshold voltage shift, which is proportional to the source current versus gate voltage characteristics shift, is approximately a factor of three larger for 1000 compared to 1050. As a further illustration, the normalized time dependence of the source to drain on currents of Fig. 11a and Fig. 11b, which correspond to the 1000 and 1050, respectively, also show approximately a factor of three greater rate of decrease in on current.

10

15

5

Another further improvement in reducing the TFT threshold voltage shift or reducing the rate of decrease in on current can be understood from Fig. 9, is by matching the threshold voltage shift effect of electron injection into the SiNx layer by the reverse polarity threshold voltage shift effect of hole injection into the SiOx film. As an illustration, cross-sections of TFT with identical processed films except the gate interface film adjacent to the gate electrode are shown with a SiOx film allowing hole injection, for example, high temperature, high pressure CVD SiOx, and with a good hole blocking SiOx layer, for example, low temperature, low pressure CVD SiOx, in Fig. 12a and Fig. 12b, respectively.

20

25

30

In comparing the normalized time dependence of the source to drain on currents of Fig. 13 and Fig. 14, which corresponds to 1250 and 1200, respectively, it is apparent that the threshold voltage shift, which is proportional to the on current shift, is less for 1250 compared to 1200. The difference in on current decrease after 50,000 seconds of constant gate bias stress at 25V at an elevated temperature of 80C is approximately a factor of two decrease for 1250 versus more than a factor of three decrease for 1200.

Fig. 15a is a graph quantifying the total threshold voltage shift (diamonds), which is composed of charge trapping at the interface (squares) and bulk insulator

WO 03/050892 PCT/US02/37296

charge trapping (circles), versus stress time for the TFT cross-section of Fig. 12b (i.e., low temperature, low pressure) near the Mo gate electrode.

Fig. 15b is a graph quantifying the total threshold voltage shift (diamonds), which is composed of charge trapping at the interface (squares) and bulk insulator charge trapping (circles), versus stress time for the TFT cross-section of Fig. 12a (i.e., high temperature, high pressure SiOx layer) near the Mo gate electrode.

5

10

15

While we have shown and described several embodiments in accordance with our invention, it is to be clearly understood that the same are susceptible to numerous changes apparent to one skilled in the art. Therefore, we do not wish to be limited to the details shown and described but intend to show all changes and modifications which come within the scope of the appended claims.

WO 03/050892 PCT/US02/37296 20

#### WHAT IS CLAIMED IS:

1. A circuit for providing a current to an organic light emitting diode comprising:

an amorphous silicon field effect transistor having a gate electrode and a drain electrode through which said current is provided to said organic light emitting diode; and

a controller for controlling a bias between said gate electrode and said drain electrode to maintain a threshold voltage shift of less than about 1V.

10

25

5

- 2. The circuit according to claim 1, wherein said organic light emitting diode is a component in an active matrix.
- The circuit according to claim 1, wherein said bias is a condition selected 3. 15 from the group consisting of: range of voltage applied between said gate electrode and said drain electrode, and duration of voltage applied between said gate electrode and said drain electrode.
- The circuit according to claim 3, wherein said range of voltage applied 4. between said gate electrode and said drain electrode is in the range between about 20 3V to 20 V.
  - 5. The circuit according to claim 3, wherein said range of duration for applying voltage between said gate electrode and said drain electrode is between about 1% to 99.9% of the frame time.
  - The circuit according to claim 1, wherein said current is in the range from 6. about 10 nA to 10 µA.
- The circuit according to claim 1, wherein said field effect transistor is a 30 7. thin film transistor.

WO 03/050892 PCT/US02/37296 21

The circuit according to claim 1, wherein said field effect transistor 8. comprises:

a substrate;

5

15

said gate electrode deposited upon a surface of said substrate;

a first amorphous SiOx layer disposed on said gate electrode;

a second amorphous SiOx or SiNx layer deposited on at least a portion of said first amorphous SiOx layer;

a first amorphous silicon layer deposited on said second amorphous  $SiO_x$ or SiNx layer;

a third amorphous SiN<sub>x</sub> layer deposited on at least a portion of said first 10 amorphous silicon layer:

a second amorphous silicon layer deposited on a first and second side portions of said third amorphous SiNx layer;

said drain electrode deposited on either said first or second side portions of said second amorphous silicon layer; and

a source electrode deposited on the side portion of said second amorphous silicon layer other than the side portion upon which said drain electrode is deposited.

- 20 9. A field effect transistor comprising:
  - a substrate:
  - a gate electrode deposited upon a surface of said substrate;
  - a first amorphous SiOx layer disposed on said gate electrode;
- a second amorphous SiOx or SiNx layer deposited on at least a portion of 25 said first amorphous SiOx layer;
  - a first amorphous silicon layer deposited on said second amorphous  $SiO_x$ or SiNx layer;
  - a third amorphous SiNx layer deposited on at least a portion of said first amorphous silicon layer;
- a second amorphous silicon layer deposited on a first and second side 30 portions of said third amorphous SiNx layer;




FIG. 1A (Prior Art)




FIG. 1B (Prior Art)




Fig. 2A





Fig. 2B






Fig. 3A

#### AMOLED DRIVER TFT: Vg=15V data on log-log plot





Fig. 3B

TFT current / DC threshold shift for Vd = 10 V fixed







Fig. 5




1000 time (s) 10000

100000

100

10






Fig. 7





Fig. 8



WO 03/050892 PCT/US02/37296 9/15

TFT UNDER TEST Cross-Section: SiOx/a-Si:h vs SiNx/a-Si:H GI TFTs SiOx/a-Si:h Interface





FIG. 10A



Cross-section of TFT with idential processed films except that the gate interface (<500A) flim adjacent to the a-Si TFT channel is either (10A) CVD SiOx (top), or (10B) CVD SiNy (bottom).

PCT/US02/37296 WO 03/050892 10/15

Positive BTS Measurements: SiOx/a-Si:H vs SiNx/a-Si:H TFTs







FIG. 11A







WO 03/050892 PCT/US02/37296

DUT Cross-Section: High P/T SiOx/Gate vs Low SiOx/Gate TFT's High P/T SiOx/Gate Electrode Interface




FIG. 12A

#### Low P/T SiOx/Gate Electrode Interface




FIG. 12B

Cross-section of TFT with idential processed films except that the gate interface (<500A) film adjacent to the Mo gate electrode is either (A) a high temperature, high pressure CVD SiOx (top) or (B) a low temperature, low pressure CVD SiOx (bottom).




FIG. 13





FIG. 14



20 Gate Electrode/Type B INTERFACE STRESS CONDITIONS: V<sub>gs</sub>= 25V,T<sub>st</sub>=80°C  $-\Delta V_i$ 15  $-\Delta O_{lns}(X_{ins}-X_{ins})/\mathcal{E}_{lns}$ Voltage Shiff (V)  $\Delta O_t X_{lns} / \Sigma_{lns}$ 10 5 0 10<sup>1</sup> 10<sup>2</sup> 10<sup>3</sup> 10<sup>4</sup> 10<sup>5</sup>

Stress Time t st (seconds)

FIG. 15B

#### INTERNATIONAL SEARCH REPORT

International application No.

			PCT/US02/37296								
A. CLAS	SIFICATION OF SUBJECT MATTER										
IPC(7) : H01L 51/00; G09G 3/32											
US CL : 257/40; 345/82											
According to International Patent Classification (IPC) or to both national classification and IPC											
B. FIELDS SEARCHED											
Minimum documentation searched (classification system followed by classification symbols)											
U.S. : 257/40; 345/36, 39, 46, 48, 82; 313/499, 50, 504; 315/169.1, 169.3											
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched											
NONE											
			····								
	a base consulted during the international search (name	of data base and, wh	ere practicable, sear	ch terms used)							
Please See Continuation Sheet											
	JMENTS CONSIDERED TO BE RELEVANT										
Category *	Citation of document, with indication, where ap			Relevant to claim No.							
Y	US 5,132,745 A (KWASNICK et al) 21 July 1992 (2	column 5, lines	9								
	15-16, line 26, column 6, lines 9-14.	(10.05.1004)									
Y	US 5,311,040 A (HIRAMATSU et al) 10 May 1994	(10.05.1994), colum	n 3, lines 28-36.	9							
Y	US 5,034,340 A (TANAKA et al) 23 July 1991 (23.0	7 (991) column 3	lines 3-4	9							
•	00 3,034,540 it (17114/111/1 of al) 25 vary 1991 (25.0	, i									
A	US 5,952,789 A (STEWART et al) 14 September 19	le document.	1-9								
	,		Ì								
A	US 6,229,506 B1 (DAWSON et al) 08 May 2001 (08	3.05.2001), whole do	cument.	1-9							
A	US 6,023,259 A (HOWARD et al.) 08 February 200	le document.	1-9								
				·							
1											
-		r									
Further	documents are listed in the continuation of Box C.	See patent	t family annex.								
• s	pecial categories of cited documents;	"T" later docum	nent published after the inte	mational filing date or priority							
"A" documen	t defining the general state of the art which is not considered to be	date and no principle or	n in conflict with the applic theory underlying the inve	ation but cited to understand the							
	ilar relevance	• •	• • •								
"B" carlier ap	oplication or patent published on or after the international filing date	"X" document of considered	of particular relevance; the novel or cannot be conside	claimed invention cannot be red to involve an inventive step							
"L" documen	such lab many through doubte an animalry claim(e) as which is also to		ocument is taken alone								
	t which may throw doubts on priority claim(s) or which is clied to the publication date of another citation or other special reason (as			claimed invention cannot be							
specified)			when the document is								
"O" documen	t referring to an oral disclosure, use, exhibition or other means	combined with one or more other such documents, such combination being obvious to a person skilled in the art									
*P* decumen	t published prior to the international filing date but later than the	"&" document r	nember of the same patent	family							
	inte claimed	government in the same parent analy									
Date of the a	ctual completion of the international search	Date of mailing of the international search report									
23 February	2003 (23.02.2003)	@ 4 ADD 2003									
	ailing address of the ISA/US	Authorized officer	Shaun S. P	72							
Con	nmissioner of Patents and Trademarks	0	Shaund. 1º	47 green							
Box Was	PCT shington, D.C. 20231	Sara W. Crane									
	o. (703)305-3230	Telephone No. (703) 308-0956									

Form PCT/ISA/210 (second sheet) (July 1998)

# INTERNATIONAL SEARCH REPORT Continuation of Item 4 of the first sheet: The existing title is too long. Text of a NEW TITLE: ACTIVE MATRIX ORGANIC LIGHT-EMITTING-DIODES WITH AMORPHOUS SILICON TRANSISTORS $\phantom{\frac{1}{2}}$ Continuation of B. FIELDS SEARCHED Item 3: EAST search terms: light emitting diode, organic, threshold, theshold shift, amorphous

PCT/US02/37296